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As quantum processors become more complex, they will require efficient interfaces to deliver
signals for control and readout while keeping the number of inputs manageable. Complementary
metal-oxide-semiconductor (CMOS) electronics offers established solutions to signal routing and
dynamic access, and the use of a CMOS platform for the qubits themselves offers the attractive
proposition of integrating classical and quantum devices on-chip. Here we report a CMOS dynamic
random access (DRAM) architecture for readout of multiple quantum devices operating at millikelvin
temperatures. Our circuit is divided into cells, each containing a control field-effect transistor and a
quantum dot (QD) device, formed in the channel of a nanowire transistor. This setup allows selective
readout of the QD and charge storage on the QD gate, similar to one-transistor-one-capacitor (1T-
1C) DRAM technology. We demonstrate dynamic readout of two cells by interfacing them with a
single radio-frequency resonator. Our approach provides a path to reduce the number of input lines
per qubit and allow large-scale device arrays to be addressed.
Quantum computers could be used to solve problems
that seem intractable with conventional computers [1].
Several different physical implementations of a quantum
computer are being developed [2] and state-of-the-art
processors are approaching the level of 50 to 100 quan-
tum bits (qubits), a point at which quantum computers
are expected to demonstrate capabilities beyond conven-
tional computers for specific tasks [3].
For most physical realisations, quantum processors re-
quire cryogenic temperatures to operate, precise low-
noise control signals [4] to manipulate the information,
and highly sensitive readout techniques to extract the re-
sults – all without disturbing the fragile quantum states.
In current solid-state quantum processors, signals are
generated using general-purpose instruments at room
temperature and delivered to the quantum processor at
low temperatures. The physical qubits across all plat-
forms are controlled directly with at least one control
line per qubit. However, as the size of quantum proces-
sors continues to increase, the one-qubit-one-input ap-
proach will be unsustainable [5], especially if we consider
that a large-scale fault-tolerant quantum computer might
ultimately require 108 qubits to solve computationally
demanding algorithms [6]. Efficiently delivering control
and readout signals to increasingly more complex quan-
tum circuits, while reducing the number of inputs per
qubit, is a key challenge in developing a large-scale uni-
versal quantum computer. Integrated electronics provide
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a solution to these problems. Some of the challenges
that face large-scale quantum computing resemble those
that have already been solved for conventional comput-
ing. For example, controlling billions of transistors with
just a few thousands of input-output connections. More-
over, integrated electronics allows signal generation, data
flow management, low-level feedback and high-level op-
erations locally. Therefore, to relax wiring requirements
and reduce the latency of solid-state quantum computers,
the integration of conventional electronics with quantum
devices at cryogenic temperatures could be a promising
strategy [7, 8]. However, to apply this approach, under-
standing the behaviour of integrated circuits at cryogenic
temperatures is vital [9].
Digital information processing devices are typically
manufactured using silicon as the base material. Coinci-
dentally, electron spins in silicon are amongst the most
promising candidates for large-scale quantum computing
due to their small footprint (sub 100 nm dimensions)
and very long coherence times, particularly in isotopi-
cally purified 28Si [10, 11]. Silicon-based spin qubits ben-
efit from a variety of qubit designs and different cou-
pling strategies [12–19] and can be read out dispersively
using Pauli spin-blockade [20–22]. To date, operation
of one-dimensional arrays has been demonstrated [23],
high-fidelity single qubit gates [10, 24–26] and two qubit
gates [12, 19] have been achieved and a programmable
two-qubit silicon-based processor has been created [18].
Recently, it was shown that CMOS transistors can be
used as the basis for spin qubits [27, 28]. Several other
silicon-based quantum devices could, in principle, be re-
alised in a manner compatible with industrial CMOS pro-
2cesses, with the potential of large-scale, high-yield fab-
rication. It seems natural, then, to explore the direct
integration of silicon quantum devices and conventional
CMOS technology to tackle the challenges in addressing,
controlling and reading multi-qubit circuits. Blueprints
of such all-silicon systems integrating quantum and clas-
sical components have emerged [29–31] and basic demon-
strations of direct integration have been reported [32].
In this Article, we report a CMOS dynamic random
access architecture for readout of multiple quantum de-
vices. Our design is inspired by the square arrays found
in one-transistor-one-capacitor (1T-1C) dynamic random
access memory (DRAM) and allows on-demand routing
of static and radio-frequency (RF) signals to individ-
ual devices. The architecture is composed of individ-
ual cells each containing a control field-effect transistor
(FET) and a quantum dot (QD) device. In our exper-
iments, the QDs are themselves formed in the channel
of a nanowire FET, integrated on the same chip as the
control FETs and fabricated using the same CMOS pro-
cesses. When not addressed, each cell can be used as
a node to store charge on the QD device gate that al-
lows trapping single-electrons in the QD device with a
time constant approaching 1 s. We demonstrate random
access and readout of two individual cells at cryogenic
temperatures using capacitive gate-based RF reflectom-
etry [33–35]. We obtain a readout bandwidth of 13 MHz
measured from the frequency overlap of two individually
addressed cells, and find optimal operation voltage levels
for the control transistor. Moreover, we show dynamic
readout of the cells and obtain charge stability maps se-
quentially. Finally, we provide guidelines for scaling the
approach by developing an equivalent DC and RF circuit
model of the cell, and a 2D architecture with a quadratic
reduction in the number of inputs.
CIRCUIT CHARACTERISATION
We show the sequential access circuit in Fig. 1a. It con-
sists of two CMOS single-electron memory cells [32] (cell
1(2) in green(orange)) connected to a lumped-element
RF resonator for readout and a single bias line. Each
memory cell is made from two transistors which we refer
to as Qi and Ti. Qi is a 60-nm-wide silicon nanowire
transistor with a short gate length (25 and 30 nm for
cell 1 and 2 respectively). Such devices are routinely
used to trap single-electrons in QDs that form at the
top most corners of the nanowire channel when oper-
ated in the sub-threshold regime at cryogenic tempera-
tures [36]. Transistor Ti is a wider device with a channel
width of 10µm and gate length of 25 nm and 30 nm for
cell 1 and 2 respectively which we refer to as the con-
trol FET. The four transistors are manufactured using
fully-depleted silicon-on-insulator (FD-SOI) technology
following standard CMOS processes. They are located
on the same chip and are connected via bond wires (see
Methods for details of the fabrication and Fig. 1a for a
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FIG. 1. Setup and individual device characterisation.
a, Sequential access circuit for gate-based RF readout with
optical microscope image of parts of the circuit as inset. A
single high frequency line and readout resonator is connected
to two cells (green and orange) consisting of one control FET,
Ti, and quantum device, Qi, per cell. Ti enables selective
readout of Qi. Electrical connections made via bond wires
are represented by blue lines. b, Reflection coefficient spec-
trum of the circuit for different control FET states (T1 - T2).
Spectra for addressing a single cell have been shifted down by
15 dB for clarity. c, Enlarged view of on-off and off-on state
configurations with a spectral overlap and resonance fits indi-
cated (by dashed lines). d, Phase response of Q1 as a function
of VDL for VWL1 = 1.2 V and VWL2 = 0 V. e, Phase response
of Q2 as a function of VDL for VWL1 = 0 V and VWL2 = 1.2 V.
The regions in grey highlight charge transitions we focus on
in further measurements.
schematic).
We label the primary inputs of the circuit as data and
word lines in analogy with memory chips. Each cell has
one word line, with voltage VWLi, which connects to the
gate of the control FET Ti allowing control over the chan-
nel resistance. The data line, with voltage VDL, is shared
among the two cells and allows control over the gate volt-
age on Qi conditional on the state of Ti. Additionally,
a voltage applied to the silicon substrate, VBG, acts as
a back-gate. Switching Ti to the on state while keeping
all the remaining Tj off allows for individual address-
ing of a single quantum device Qi. Multiple devices can
3be addressed sequentially by timing the voltages on Ti
accordingly, as we demonstrate further below.
To read the quantum state of the devices, we connect a
lumped-element LC resonator in parallel with the mem-
ory cells and use RF reflectometry to probe the resonant
state of the combined circuit [32]. We couple the RF
signal into the data line via the coupling capacitor Cc.
The natural frequency of the resonator f0 is given by
f0 = 1/2pi
√
LCT where CT is the total capacitance of the
system that includes, in particular, the state-dependent
quantum or tunnelling capacitance of any quantum de-
vice [37] which is connected to the LC circuit via the
control FETs. The whole circuit is operated in a dilu-
tion refrigerator with a base temperature of 15 mK.
Next, we show the frequency dependence of the cir-
cuit’s reflection coefficient S11 in Fig. 1b for the four
possible states of the two control FETs. A dip in the
reflection coefficient occurs when we drive the resonator
at its natural frequency of oscillation. This frequency
shifts towards lower values (by approximately 28 MHz)
for each Ti in the on state due to the additional circuit
capacitance introduced by the enabled cell. In Supple-
mentary Table 1 we report a comprehensive list of circuit
parameters describing the resonance conditions depend-
ing on the logic state of each cell. Most importantly, we
observe a large spectral overlap of 13 MHz with 3 dB
readout bandwidth in the enlarged view in Fig. 1c when
addressing one cell at a time. Spectral overlap is vital to
dynamical multi-qubit readout as it means that both cells
can be read using the same input frequency, while the
degree of overlap determines the readout bandwidth of
the architecture. In addition to the resonance frequency
shift, we observe a reduction in the loaded quality factor
QL from a value of 96, when both T1 or T2 are in the off
state, to a value of 40, when either T1 or T2 are in the
on state. An on state QL of 40 is comparable to previous
experiments with [32] and without [34] control circuit.
Based on the spectra shown in Fig. 1c, we select a car-
rier frequency fc = 615 MHz to probe the state of the
quantum devices. When using RF reflectometry, changes
in the complex impedance of the circuit are probed by
driving the circuit close to resonance (using a small sig-
nal of −90 dBm) while monitoring the phase and mag-
nitude of the reflected signal (see Methods for details of
the circuit). Changes in the capacitance of the quan-
tum device ∆CG, attributed to tunneling of single elec-
trons, are detected through changes in the reflected phase
∆φ = −2QL∆CG/CT [35]. In Fig. 1d-e, we observe
phase shift peaks as we change VDL that corresponds to
regions of charge instability in Qi. At these voltages,
single electrons cyclically tunnel between the QDs in the
channel and the source or drain electron reservoirs in Qi.
For each measurement only one Ti is set to the on state
while the other is off. Next, we discuss measurements
focusing on a particular region of this stability diagram
(highlighted in grey in Fig. 1d-e) for both quantum de-
vices with the aim to find optimal operation voltage levels
for the control transistors.
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FIG. 2. Control transistor logic states. a, Phase response
of Q1 as a function of VWL1 and VDL (VWL2 = 0 V). b, Phase
response of Q2 as a function of VWL2 and VDL (VWL1 = 0 V).
For both cells we observe QD-to-reservoir transitions at large
VWL corresponding to the logical on state of the digital tran-
sistor. A forbidden region of large background signal is found
upon approaching the control FET threshold voltage. A re-
gion of no signal below threshold corresponds to the off state.
c-d, Line cuts at V LWL = 0.5 V and V
H
WL = 1.2 V, indicated
by dashed lines in (a-b), that highlight the difference between
the two digital states for each device.
For a dynamical random-access readout scheme, Ti
should fulfil several requirements: In the on state, Ti
should be sufficiently conductive to allow high-sensitivity
gate-based readout of the selected quantum device. In
the off state, Ti should be sufficiently resistive to block
the RF signal towards deselected cells and retain the
charge on Qi’s gate for the time operations are being
performed in other cells.
As a first step towards dynamically operating the cir-
cuit, we identify suitable on and off state voltages for the
control FET gate (i.e. the high, V HWLi, and low, V
L
WLi,
signal levels). In Fig. 2a-b, we show the phase of the
reflected signal from the resonator as a function of VDL
and VWLi. We can identify three regions: The on re-
gion for VWLi > 0.9 V, where we observe single electron
tunnelling, the off region for VWLi < 0.7 V, where we ob-
serve no transitions and finally, for 0.7 V < VWLi < 0.9 V
the forbidden region. In the latter, Ti is in the depletion
regime, where, due to the voltage-dependent gate capac-
itance of the control FET, the phase varies largely [38].
This region should be avoided when assigning voltage lev-
els. To highlight the different response of the resonator in
the digital on and off states, we show the phase change
∆φ as a function of VDL for cell 1 and 2 in Fig. 2c-d,
respectively, at V
L(H)
WLi = 0.5(1.2) V.
We note the close similarity between the operation
voltage levels of both Ti for addressing the quantum de-
vices Qi at millikelvin temperature. In a scaled up archi-
tecture, with increasing circuit complexity, reproducible
electrical characteristics between cells will be essential.
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FIG. 3. Charge retention analysis. a, Equivalent cir-
cuit of a single memory cell and pulsing scheme for charge
retention analysis. b, Source-drain current ISD through the
quantum device as a function of time after switching the con-
trol transistor to the off state V LWL = 0.5 V (VSD = 2 mV,
VDL = 0.68 V). Single electron transitions are observed and
peak positions are indicated by stars. The inset shows ISD as
a function of VDL where the same transitions are observed and
indicated by stars. c, Decay of the voltage on the QD gate VG
as a function of time once the control transistor is switched
off. Data-points (circles) are obtained from the peak positions
(stars) in ISD and solid lines are fits to a double exponential
function as described in the text. d, Top panel: Quasi-static
gate voltage Vfinal and time constant τ as a function of V
L
WL
obtained from the exponential decay fits (see Eq. 1). Bottom
panel: RFET and RG extracted from τ and Vfinal using Eq. 1.
Dashed lines are guides to the eye.
DYNAMIC OPERATION
Random access of a single cell can be achieved by
switching the selected Ti on while all other Tj are off.
Since the data line voltage VDL is shared among the cells,
the gate voltage on all deselected Qj floats and decays
over time while addressing cell i. Floating gate charge
storage is an important feature of dynamic readout and
its associated charge retention time sets the maximum
time to perform operations on other cells before the in-
formation is lost. Charge locking is an established mech-
anism that is routinely used in dynamic RAM chips and
it has recently been used to multiplex the access to GaAs
quantum dots [39, 40]. Here, we combine charge locking
with gate-based RF readout.
First, we characterise the discharge of one cell in order
to determine an appropriate voltage refresh rate. We con-
sider a simplified equivalent circuit model of the memory
cell as shown in Fig. 3a. It consist of the FET off state
channel resistance RFET, the gate leakage resistance RG,
and the cell capacitance Ccell. RG combines the FET and
QD gate leakages and Ccell is the parallel sum of the QD
gate capacitance CG and the interconnect capacitance
CS, with the latter being dominant in this experiment.
The voltage on the QD gate VG decays over time as
VG(t) = Vfinal
[
1 +
RFET
RG
exp
(
− t
τ
)]
(1)
when the FET is switched to the off state. Here τ =
CcellRGRFET
RG+RFET
is the circuit time constant and Vfinal =
VDLRG
(RFET+RG)
is the equilibrium voltage at the gate of the
QD at t → ∞. Since τ and Vfinal depend on RFET, and
thus on the operation voltage level VWL, we proceed by
investigating their functional dependence to find the op-
timal voltage operation point that maximises the charge
retention time.
We monitor the discharge of the cell in a pulsed experi-
ment by measuring the source-drain current ISD through
the QD over time. As shown in Fig. 3a, we keep VDL =
0.68 V constant while VWL switches from the high level
(V HWL) to a low level (V
L
WL) at t = 0. We set the pulse
amplitude to 0.5 V and vary the pulse offset ensuring
that the transistor remains on in the high part of the
pulse. We show an exemplary discharge measurement
for V LWL = 0.5 V in Fig. 3b, where several single electron
transitions (indicated by stars) can be observed in ISD
over time. After 1.5 s the current settles to a value de-
termined by Vfinal. We compare the discharge data with
a measurement of the same single electron transitions of
the device as a function of VDL in quasi-static conditions
as shown in the inset of Fig. 3b. By matching peaks in
the decay over time to peaks as a function of VDL we
reproduce the dynamics of the voltage on the QD gate
VG(t) as shown in Fig. 3c for multiple values of V
L
WL. At
t = 0, we observe an initial fast decay, possibly due to
charge-injection and clock-feedthrough [41], followed by
a slow decay characterised by Eq. 1. We fit a double
exponential to capture the fast and slow dynamics (see
Supplementary Equation 1) and extract Vfinal and τ from
the slow decay which we show in Fig. 3d as a function of
V LWL. We observe that as V
L
WL increases (RFET decreases)
Vfinal becomes larger due to the voltage divider character-
istic of the cell. In the case of τ , we observe a reduction
from 0.9 s to 0.2 s. We note that the time constant could
be increased by increasing Ccell. The resistance values
RFET and RG extracted from these measurements based
on a cell capacitance Ccell = 70 fF (see Supplementary
Table 1) are on the order of 1013 Ω. We can see that RG
increases as VWL decreases which indicates that there is a
VWL dependent contribution towards RG. To summarise,
we find that the discharge model fits the data and shows
a decrease(increase) in τ(Vfinal) as VWL is increased from
0.45 V to 0.55 V, as expected. Moreover, RG and RFET
decrease by a factor of 3 and 5 respectively as VWL in-
creases.
While initially it may seem beneficial to select a low
V LWL level to maximise τ , one needs to consider that the
retention or refresh time is determined by the maximum
tolerable gate voltage drop of the cell, δV , which has to
5be assessed given a specific qubit implementation. For
an optimised circuit with reduced crosstalk and defining
the voltage drop ratio a = δV/VDL and the resistance
ratio r = (RFET +RG)/RFET, we find that the retention
time is given by tr = RGCcell ln[(1− ar)−1]/r which is a
monotonically increasing function of r, given RG varies
weakly with r. Then, tr is maximised by operating at
large V LWL while remaining in the off regime where RF
readout of the selected cell is not disturbed. Using circuit
simulations we find that as long as RFET > 10 MΩ, the
effect of a deselected cell on the readout of a selected cell
becomes negligible which is compatible with operating
closely below the forbidden region shown in Fig. 2 (see
Supplementary Figure 3). Additionally, we note that at
RFET > 10 MΩ the fraction of the RF signal delivered
to the deselected cell is < 1% due to the low-pass filter
formed by RFET and Ccell (assuming Ccell = 70 fF and
operation at a few hundreds of MHz). Finally, given a
voltage drop ratio of 1%, we estimate a retention time
of 20 ms using the parameters extracted from the exper-
iment which is much larger than the coherence time T ∗2
of silicon-based electron spin qubits [10].
In this analysis, it is important to note that we keep
VDL constant which is approximately what will happen
when addressing multiple quantum devices with similar
operating voltages. Such operation is a particular fea-
ture of our proposal and differs from the 1T-1C DRAM
read protocol where VDL is typically set to half the max-
imum voltage stored in the capacitor. Such voltage level
maximises the readout signal and the retention time of
both the uncharged and charged memory state of the
capacitor [42]. In our proposal, we operate exclusively
at the charged state of Qi. For sequential readout, as
demonstrated further below, we select V LWL = 0.5 V
(RFET ≈ 1013 Ω) to enhance the retention time in the
off state while preserving good noise margins.
We now turn to demonstrate sequential dynamic read-
out of quantum devices in two memory cells. We show the
pulsing scheme to dynamically read both memory cells in
Fig. 4a. In the first half of the cycle, from 0 to 12 ms,
we set T1 and T2 to the digital on and off states respec-
tively. Simultaneously, we apply an analogue signal to
the common data line VDL (blue trace) that ramps up
the gate voltage on the data line (now connected to Q1).
We read the signal dispersively using gate-based readout
and detect peaks in the phase due to single-electron tran-
sitions between a QD and a reservoir in Q1. In the second
half of the cycle, from 12 to 24 ms, we invert the digital
voltages on T1 and T2 such that we can now detect the
transitions in Q2 as we ramp down the analogue signal
on the data line. The QD-to-reservoir transitions in the
phase response are identical to those measured in a static
experiment shown in Fig.1d-e. The RF modulation fre-
quency and amplitude is kept constant throughout the
measurement. There is a phase offset between the sig-
nal detected from Q1 and Q2 due to a small difference
in reflection coefficient between cells (see Fig. 1c). We
therefore show the change in phase ∆φ in Fig. 4a (see
a
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FIG. 4. Dynamic readout. a, Pulse scheme for sequential
readout and phase response of Q1 and Q2. VDL is ramped up
and down while VWL1 and VWL2 are alternating between high
and low states. Pulses are synchronised such that QD reser-
voir transitions from Q1 are obtained when VDL is ramped up
while Q2 is measured when VDL is ramped down. b-c, Dif-
ferential phase response obtained sequentially from both cells
as a function of data line and back-gate voltages.
also Supplementary Figure 2). We obtain a signal-to-
noise ratio (SNR) of 105 with 100 ms integration time.
Using this interleaved pulsing scheme for sweeping VDL
combined with additional stepping of VBG after each cy-
cle, we obtain the charge stability map of both Q1 and
Q2 sequentially as shown in Fig. 4b-c. The transitions
observed in the measurement suggest formation of multi-
ple QDs in both cells (see Supplementary Figure 1 for
additional scans), i.e. corner dots [36]. We estimate
a maximum power dissipation of P = CFETfop∆V
2 =
25 nW/cell when operating at maximum readout band-
width (fop = 13 MHz, ∆V = 0.7 V, CFET = 4 fF). How-
ever, due to filtering of the lines delivering the control
FET signals VWL1,2 and data line signal VDL, fop was
limited to 1 kHz in this demonstration (see Supplemen-
tary Figure 2).
INTEGRATED DESIGN AND SCALING UP THE
ARCHITECTURE
An integrated design of the readout architecture re-
quires a careful analysis of the relevant circuit parame-
ters and their effect on chip footprint and readout SNR.
To simulate performance of the architecture, we put for-
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FIG. 5. Integration. a, Complete circuit model of a single
cell composed of the resonator, control FET, storage capacitor
and quantum device. The dotted wire indicates the connec-
tion to a subsequent cell. b, Exemplary resistance and capac-
itance measurement of a control FET of width W = 10µm
and Lg = 40 nm at 4 K with turn on at VGS = 0.5 V. c, Mea-
surements at 4 K (circles) and fit to a model (solid line) of
the on state capacitance and resistance of FETs with differ-
ent width W as a function of gate length Lg. d, The top
panel shows the calculated SNR based on the circuit model
with the FET in the on state, L = 400 nH, Cp = 480 fF and
Rp=800 kΩ as a function of CS and W for Lg = 20 nm. The
black star represents the configuration of the experiment. The
bottom panel shows estimations of thermal noise (assuming
a temperature of 50 mK) and circuit time constant with the
FET in the off state.
ward an equivalent circuit of a single cell based on the
discharge model in Fig. 3a which we expand to the RF
domain (see Fig. 5a). The model consists of a readout
resonator (inductance L, capacitance Cp and resistive
losses Rp), the control FET (channel resistance RFET
and gate capacitance CFET, split equally between source
and drain), a charge storage capacitor CS and the quan-
tum device with state dependent gate capacitance CG
and resistance RG, respectively [43]. To permit direct
integration of classical and quantum devices, the classi-
cal control circuit should not exceed critical dimensions
of the quantum circuit. In case of a dense array of silicon-
based quantum dot qubits, the pitch should be smaller
than 100 nm to allow exchange based two qubit gates [44].
Here we give clear guidelines of the circuit values that
would enable such integration.
To estimate the dependence of the readout SNR on
cell parameters, we first consider the signal to be mea-
sured, i.e. the change in quantum device capacitance
when electrons tunnel. For quantum dots with a tun-
nel coupling ∆c = 20 µeV and lever arm α = 0.5, CG
changes by ∆CG = 1 fF [37] from its geometrical value
of ≈ 10 aF, when tunnelling is allowed. Based on the dy-
namic operation results, we assume RG is much greater
than the impedance of the gate capacitance and can be
treated as infinite. Turning to the control FET, we char-
acterise multiple devices of different channel widths W
and gate lengths Lg at 4 K to extract the channel re-
sistance and gate capacitance. In Fig. 5b, we show an
exemplary measurement of the dependence of these pa-
rameters with gate voltage (VGS) for a transistor with
W = 10 µm and Lg = 40 nm and, in Fig. 5c, how the on
state values depend on device dimensions. From these
measurements we generate a model for RFET and CFET
as a function of W and Lg (see Supplementary Equa-
tions 5&6) and perform circuit simulations assuming a
well-matched high-Q RF resonator (fc = 310 MHz and
Q≈ 400) [35].
The SNR depends on multiple circuit components but
here we study its dependence with the parameters that
affect the physical dimensions of the cell most signifi-
cantly: W and CS. Figure 5d shows the simulated SNR
for an integration time of 4 µs (much shorter than the
coherence time of electron spins in 28Si, T ∗2 ≈ 100 µs),
a noise temperature of 4 K and an optimised applied
power at each data point. The SNR decreases as W de-
creases (on state RFET increases) - this can be compen-
sated by decreasing CS, but only at the cost of reducing
the time constant (τ) and increasing the RMS thermal
noise voltage (see Fig. 5d). In balancing these various
requirements to optimise for CS, it is also important to
consider the capacitor footprint. In DRAM, a storage
capacitance of CS = 10 − 25 fF is required to achieve a
refresh time in the range of milliseconds. DRAM cells
have been continuously scaled down while maintaining
a total footprint of 6F 2 by using trench or stacked ca-
pacitors with exotic high-k dielectrics and large capaci-
tor aspect ratios where F is the minimum feature size
currently reaching sub 10-nm [45]. We can therefore
identify an example set of parameters (W = 100 nm,
CS = 25 fF) which can fit within an approximate 100 x
100 nm2 footprint, commensurate with a QD pitch in a
dense array, and still obtain SNR > 1 (see Supplemen-
tary Figure 6 and Supplementary Table 2). For these
parameters thermal noise increases towards 5µV – com-
parable to the precision and noise of common low noise
voltage sources (1− 10µV) – and the RC time constant
decreases to 0.1 s, which is sufficient for a regular refresh
of gate voltages. If longer retention time, better voltage
stability (drift and noise) at the same SNR and readout
bandwidth is desired, or even higher SNR and readout
bandwidth, then the control circuitry requires a larger
transistor or capacitor footprint; unless further advance
in low on state resistance transistors or compact stor-
age capacitors are made. Alternatively, the SNR can be
improved by increasing the frequency of operation, the
QL of the resonator, or using quantum-limited amplifi-
7cation [35, 46, 47]. Moreover, requirements on critical
dimensions could be relaxed depending on the architec-
tural implementation, which could range from < 100 nm
for dense arrays using direct exchange to < 400 nm when
using mediated exchange via an intermediate state [48] or
even 1−1000µm when using sparse qubit arrays and long
distance coupling via capacitive couplers, spin shuttles or
superconducting resonators [30].
Our strategy for extending this demonstration to a
large scale array builds on ideas that have appeared in
the literature [29–31] by combining sequential gated read-
out with frequency multiplexing techniques [49] allowing
addressing of an N ×M array (see Supplementary Fig-
ure 4). There is a potential for the required inductors
to be integrated and CMOS compatible using TiN. The
footprint of such inductors can be reduced when operat-
ing at higher frequencies, using small critical dimensions
and kinetic inductance (see Supplementary Information
on control circuit footprint). Additionally, we envision
to apply this strategy to a double QD split-gate architec-
ture (see Supplementary Figure 5) where manipulation
and readout signals are applied to different gates [50].
CONCLUSION
We have reported a CMOS dynamic random access
architecture for radio-frequency readout of QD devices
at millikelvin temperatures. We show sequential disper-
sive readout of individual quantum devices in a two-cell
layout, which is an important step in being able to ad-
dress larger arrays. We find opposing requirements be-
tween SNR, charge retention and circuit footprint when
analysing scaling towards an integrated design. Our re-
sults provide guidelines to find a compromise between the
desired measurement bandwidth, voltage drift, noise tol-
erances and critical dimensions, which can be different for
a given qubit implementation. We find exemplary circuit
values that can allow the desired level of integration for a
particular implementation. Further work towards circuit
optimisation could include cross-talk mitigation, adapta-
tion of our circuit model to integrated circuit design, and
creation of high quality superconducting inductors with
reduced footprint.
METHODS
Fabrication details
All CMOS transistors used in this study were fabri-
cated on SOI substrates with a 145-nm-thick buried ox-
ide and 10-nm-thick silicon layer. The silicon layer is pat-
terned to create the channel by means of optical lithogra-
phy, followed by a resist trimming process. All transistors
share the same gate stack consisting of 1.9 nm HfSiON
capped by 5 nm TiN and 50 nm polycrystalline silicon
leading to a total equivalent oxide thickness of 1.3 nm.
The Si thickness under the HfSiON/TiN gate is 11 nm.
After gate etching a SiN layer (10 nm) was deposited
and etched to form a first spacer on the sidewalls of the
gate. 18-nm-thick Si raised source and drain contacts
were selectively grown before the source/drain extension
implantation and activation annealing. A second spacer
was formed followed by source/drain implantations, acti-
vation spike anneal and salicidation (NiPtSi). The wide
channel control FETs Ti and nanowire quantum devices
Qi are connected via on-chip aluminium bond wires.
Measurement setup
Measurements were performed at base temperature of
a dilution refrigerator (15 mK). Low frequency signals
(VSD, VDL, VWL1,2) were delivered through filtered cryo-
genic loom while a radio-frequency signal for gate-based
readout was delivered through an attenuated and filtered
coaxial line which connects to a on-PCB bias tee com-
bining the RF modulation with VDL. The resonator is
formed from a 82 nH inductor and the sample’s parasitic
capacitance to ground in parallel with the device. The
inductor consists of a surface mount wire-wound ceramic
core (EPCOS B82498B series) and the PCB is made from
0.8 mm thick RO4003C with immersion silver finish. The
reflected RF signal is amplified at 4 K (LNF-LNC0.6 2A)
and room temperature followed by quadrature demodu-
lation (Polyphase Microwave AD0540B) from which the
amplitude and phase of the reflected signal is obtained
(homodyne detection).
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